
2007 Microchip Technology Inc.
Preliminary
DS70165E-page 109
dsPIC33F
REGISTER 6-12:
IEC2: INTERRUPT ENABLE CONTROL REGISTER 2
R/W-0
U-0
R/W-0
T6IE
DMA4IE
—
OC8IE
OC7IE
OC6IE
OC5IE
IC6IE
bit 15
bit 8
R/W-0
IC5IE
IC4IE
IC3IE
DMA3IE
C1IE
C1RXIE
SPI2IE
SPI2EIE
bit 7
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 15
T6IE: Timer6 Interrupt Enable bit
1
= Interrupt request enabled
0
= Interrupt request not enabled
bit 14
DMA4IE: DMA Channel 4 Data Transfer Complete Interrupt Enable bit
1
= Interrupt request has occurred
0
= Interrupt request has not occurred
bit 13
Unimplemented: Read as ‘0’
bit 12
OC8IE: Output Compare Channel 8 Interrupt Enable bit
1
= Interrupt request enabled
0
= Interrupt request not enabled
bit 11
OC7IE: Output Compare Channel 7 Interrupt Enable bit
1
= Interrupt request enabled
0
= Interrupt request not enabled
bit 10
OC6IE: Output Compare Channel 6 Interrupt Enable bit
1
= Interrupt request enabled
0
= Interrupt request not enabled
bit 9
OC5IE: Output Compare Channel 5 Interrupt Enable bit
1
= Interrupt request enabled
0
= Interrupt request not enabled
bit 8
IC6IE: Input Capture Channel 6 Interrupt Enable bit
1
= Interrupt request enabled
0
= Interrupt request not enabled
bit 7
IC5IE: Input Capture Channel 5 Interrupt Enable bit
1
= Interrupt request enabled
0
= Interrupt request not enabled
bit 6
IC4IE: Input Capture Channel 4 Interrupt Enable bit
1
= Interrupt request enabled
0
= Interrupt request not enabled
bit 5
IC3IE: Input Capture Channel 3 Interrupt Enable bit
1
= Interrupt request enabled
0
= Interrupt request not enabled
bit 4
DMA3IE: DMA Channel 3 Data Transfer Complete Interrupt Enable bit
1
= Interrupt request has occurred
0
= Interrupt request has not occurred
bit 3
C1IE: ECAN1 Event Interrupt Enable bit
1
= Interrupt request has occurred
0
= Interrupt request has not occurred